## WHAT IS CLAIMED IS:

1	1. A method for manufacturing a mask for integrated circuit devices, the		
2	method comprising:		
. 3	providing a mask including a surface region, the surface region including a		
4	plurality of spaced regions forming an array configuration, each of the spaced regions being		
5	separated from each other by an opaque region to form the array configuration and being		
6	characterized by a dimension no greater than 0.25 microns;		
7	selectively coding one or more of the spaced regions to define a masked read		
8	only memory (ROM) structure, each of the coded spaced regions including a structure, the		
9	structure causing an interference with light from a light source;		
10	illuminating the surface region of the mask with the light source to allow the		
11	light to traverse through each of the spaced regions, whereupon the selectively coded one or		
12	more spaced regions transmits a lower light intensity to a photoresist material than a light		
13	intensity on the photoresist material from light illuminated on the photoresist material		
14	through the spaced regions free from the one or more codings; and		
15	developing the photoresist material to selectively remove portions of the		
16	photoresist material only in the portions where light transmitted through the spaced regions		
17	free from coding while the portions of the photoresist material corresponding to the one or		
18	more coded regions remain intact.		
1	2. The method of claim 1 wherein the structure is selected from a shifter		
2	or an anti-scattering bar.		
1	3. The method of claim 1 wherein the one or more coded regions is		
2	characterized by a lower transmission rate than a transmission rate of the spaced regions free		
3	from coding.		
1	4. The method of claim 1 wherein the integrated circuit device is a		
2	masked ROM.		
1	5. The method of claim 1 wherein the photoresist material is overlying a		
2	semiconductor substrate.		
1	6. The method of claim 1 further comprising processing exposed regions		
2	of the photoresist material.		

The method of claim 1 wherein the light source is KrF source. 1 8. The method of claim 1 wherein the illuminating is a single exposure to 2 form the ROM structure. 1 9. The method of claim 1 wherein the opaque region is MoSi or 2 chromium. 1 10. The method of claim 1 wherein each of the spaced regions is 2 characterized by a length of 0.2 microns. 1 11. A method for manufacturing a coded mask structure, the method 2 comprising: 3 providing a mask substrate including a surface region, the surface region 4 including a plurality of spaced regions forming an array configuration, each of the spaced 5 regions being separated from each other by an opaque region, each of the spaced regions 6 being separated by each other by a common dimension of no greater than 0.25 microns; and 7 selectively coding at least one of the spaced regions to define a mask for a 8 read only memory (ROM) structure, the one coded spaced region being capable of causing an 9 interference with a light source to transmit a lower intensity of light relative to any one of the 10 spaced regions free from the coding. 1 12. The method of claim 11 wherein the coded spaced region including a 2 structure, the structure being selected from a shifter or an anti-scatter bar. 1 13. The method of claim 11 further comprising using the mask for 2 manufacturing a read only memory device. 1 14. The method of claim 11 further comprising illuminating a light from a 2 KrF source through each of the spaced regions to form a pattern on a photosensitive material. 1 15. The method of claim 14 wherein the photosensitive material comprises 2 a threshold. 1 16. The method of claim 11 wherein the mask substrate comprises a quartz 2 material.

7.

1

1	17.	The method of claim 11 wherein each of the spaced regions includes a	
2	characteristic dimension of less than 0.2 microns.		
1	18.	The method of claim 11 wherein the opaque region comprises a	
2	chrome material.		
1	19.	A reticle structure for integrated circuit device, the reticle comprising:	
2		a transparent substrate having a surface region;	
3		a plurality of spaced regions on the surface region, each of the spaced	
4	regions being configured to form an array, the array having a plurality of rows that		
5	intersect a plurality of columns, each of the spaced regions being defined within a pair		
6	of rows and a pair of columns; whereupon each of the spaced regions being separated		
7	by each other by a common dimension of no greater than 0.25 microns; and		
8	at least one of the spaced regions including a code to define a masked		
9	read only memory (ROM) structure, the one coded spaced region causes an		
10	interference with a light source to transmit a lower intensity of light relative to any		
11	one of the spaced regions free from the coding.		
1	20.	The mask of claim 19 wherein the lower intensity of light prevents	
2	development of a photosensitive material.		